# GPU-to-GPU and Host-to-Host Multipattern String Matching On A GPU \*

Xinyan Zha and Sartaj Sahni
Computer and Information Science and Engineering
University of Florida
Gainesville, FL 32611
Email: {xzha, sahni}@cise.ufl.edu

April 5, 2011

#### Abstract

We develop GPU adaptations of the Aho-Corasick and multipattern Boyer-Moore string matching algorithms for the two cases GPU-to-GPU and host-to-host. For the GPU-to-GPU case, we consider several refinements to a base GPU implementation and measure the performance gain from each refinement. For the host-to-host case, we analyze two strategies to communicate between the host and the GPU and show that one is optimal with respect to run time while the other requires less device memory. Experiments conducted on an NVIDIA Tesla GT200 GPU that has 240 cores running off of a Xeon 2.8GHz quad-core host CPU show that, for the GPU-to-GPU case, our Aho-Corasick GPU adaptation achieves a speedup between 8.5 and 9.5 relative to a single-thread CPU implementation and between 2.4 and 3.2 relative to the best multithreaded implementation. For the host-to-host case, the GPU AC code achieves a speedup of 3.1 relative to a single-threaded CPU implementation. However, the GPU is unable to deliver any speedup relative to the best multithreaded code running on the quad-core host. In fact, the measured speedups for the latter case ranged between 0.74 and 0.83. Early versions of our multipattern Boyer-Moore adaptations ran 7% to 10% slower than corresponding versions of the AC adaptations and we did not refine the multipattern Boyer-Moore codes further.

Keywords: Multipattern string matching, Aho-Corasick, multipattern Boyer-Moore, GPU, CUDA.

#### 1 Introduction

In multipattern string matching, we are to report all occurrences of a given set or dictionary of patterns in a target string. Multipattern string matching arises in a number of applications including network intrusion detection, digital forensics, business analytics, and natural language processing. For example, the popular open-source network intrusion detection system Snort [22] has a dictionary of several thousand patterns that are matched against the contents of Internet packets and the open-source file carver Scalpel [18] searches for all occurrences of headers and footers from a dictionary of about 40 header/footer pairs in disks that are many gigabytes in size. In both applications, the performance of the multipattern matching engine is paramount. In the case of Snort, it is necessary to search for thousands of patterns in relatively small packets at Internet speed while in the case of Scalpel we need to search for tens of patterns in hundreds of gigabytes of disk data.

<sup>\*</sup>This research was supported, in part, by the National Science Foundation under grants 0829916 and CNS-0963812.

Snort [22] employs the Aho-Corasick [1] multipattern search method while Scalpel [18] uses the Boyer-Moore single pattern search algorithm [5]. Since Scalpel uses a single pattern search algorithm, its run time is linear in the product of the number of patterns in the pattern dictionary and the length of the target string in which the search is being done. Snort, on the other hand, because of its use of an efficient multipattern search algorithm has a run time that is independent of the number of patterns in the dictionary and linear in the length of the target string.

Several researchers have attempted to improve the performance of multistring matching applications through the use of parallelism. For example, Scarpazza et al. [19, 20] port the deterministic finite automata version of the Aho-Corasick method to the IBM Cell Broadband Engine (CBE) while Zha et al. [28] port a compressed form of the non-deterministic finite automata version of the Aho-Corasick method to the CBE. Jacob et al. [12] port Snort to a GPU. However, in their port, they replace the Aho-Corasick search method employed by Snort with the Knuth-Morris-Pratt [13] single-pattern matching algorithm. Specifically, they search for 16 different patterns in a packet in parallel employing 16 GPU cores. Huang et al. [11] do network intrusion detection on a GPU based on the multipattern search algorithm of Wu and Manber [27]. Smith et al. [21] use deterministic finite automata and extended deterministic finite automata to do regular expression matching on a GPU for intrusion detection applications. Marziale et al. [14] propose the use of GPUs and massive parallelism for in-place file carving. However, Zha and Sahni [29] show that the performance of an in-place file carver is limited by the time required to read data from the disk rather than the time required to search for headers and footers (when a fast multipattern matching algorithm is used). Hence, by doing asynchronous disk reads, the pattern matching time is effectively overlapped by the disk read time and the total time for the in-place carving operation equals that of the disk read time. Therefore, this application cannot benefit from the use of a GPU to accelerate pattern matching.

Our focus in this paper is accelerating the Aho-Corasick and Boyer-Moore multipattern string matching algorithms through the use of a GPU. A GPU operates in traditional master-slave fashion (see [17], for example) in which the GPU is a slave that is attached to a master or host processor under whose direction it operates. Algorithm development for master-slave systems is affected by the location of the input data and where the results are to be left. Generally, four cases arise [24, 25, 26] as below.

- 1. Slave-to-slave. In this case the inputs and outputs for the algorithm are on the slave memory. This case arises, for example, when an earlier computation produced results that were left in slave memory and these results are the inputs to the algorithm being developed; further, the results from the algorithm being developed are to be used for subsequent computation by the slave.
- 2. Host-to-host. Here the inputs to the algorithm are on the host and the results are to be left on the host. So, the algorithm needs to account for the time it takes to move the inputs to the slave and that to bring the results back to the host.
- 3. Host-to-slave. The inputs are in the host but the results are to be left in the slave.
- 4. Slave-to-host. The inputs are in the slave and the results are to be left in the host.

In this paper, we address the first two cases only. In our context, we refer to the first case (slave-to-slave) as GPU-to-GPU. The remainder of this paper is organized as follows. Section 2 introduces the NVIDIA Tesla architecture. In Sections 3 and 4, respectively, we describe the Aho-Corasick and Boyer-Moore multipattern matching algorithms. Sections 5 and 6 describe our GPU adaptation of these matching algorithms for the GPU-to-GPU and host-to-host cases. Section 7 discusses our experimental results and we conclude in Section 8.




Figure 1: NVIDIA GT200 Architecture [23]

## 2 The NVIDIA Tesla Architecture

Figure 1 gives the architecture of the NVIDIA GT200 Tesla GPU, which is an example of NVIDIA's general purpose parallel computing architecture CUDA (Compute Unified Driver Architecture) [7]. This GPU comprises 240 scalar processors (SP) or cores that are organized into 30 streaming multiprocessors (SM) each comprised of 8 SPs. Each SM has 16KB of on-chip shared memory, 16384 32-bit registers, and constant and texture cache. Each SM supports up to 1024 active threads. There also is 4GB of global or device memory that is accessible to all 240 SPs. The Tesla, like other GPUs, operates as a slave processor to an attached host. In our experimental setup, the host is a 2.8GHz Xeon quad-core processor with 16GB of memory.

A CUDA program typically is a C program written for the host. C extensions supported by the CUDA programming environment allow the host to send and receive data to/from the GPU's device memory as well as to invoke C functions (called kernels) that run on the GPU cores. The GPU programming model is Single Instruction Multiple Thread (SIMT). When a kernel is invoked, the user must specify the number of threads to be invoked. This is done by specifying explicitly the number of thread blocks and the number of threads per block. CUDA further organizes the threads of a block into warps of 32 threads each, each block of threads is assigned to a single SM, and thread warps are executed synchronously on SMs. While thread divergence within a warp is permitted, when the threads of a warp diverge, the divergent paths are executed serially until they converge.

A CUDA kernel may access different types of memory with each having different capacity, latency and caching properties. We summarize the memory hierarchy below.

• Device memory: 4GB of device memory are available. This memory can be read and written directly by all threads. However, device memory access entails a high latency (400 to 600 clock cycles). The thread scheduler attempts to hide this latency by scheduling arithmetics that are ready

to be performed while waiting for the access to device memory to complete [7]. Device memory is not cached.

- Constant memory: Constant memory is read-only memory space that is shared by all threads. Constant memory is cached and is limited to 64KB.
- Shared memory: Each SM has 16KB of shared memory. Shared memory is divided into 16 banks of 32-bit words. When there are no bank conflicts, the threads of a warp can access shared memory as fast as they can access registers [7].
- Texture memory: Texture memory, like constant memory, is read-only memory space that is accessible to all threads using device functions called texture fetches. Texture memory is initialized at the host side and is read at the device side. Texture memory is cached.
- Pinned memory (also known as Page-Locked Host Memory): This is part of the host memory. Data transfer between pinned and device memory is faster than between pageable host memory and device memory. Also, this data transfer can be done concurrent with kernel execution. However, since allocating part of the host memory as pinned "reduces the amount of physical memory available to the operating system for paging, allocating too much page-locked memory reduces overall system performance" [7].

## 3 The Aho-Corasick Algorithm

There are two versions—nondeterministic and deterministic—of the Aho-Corasick (AC) [1] multipattern matching algorithm. Both versions use a finite state machine/automaton to represent the dictionary of patterns. In the non-deterministic version (NFA), each state of the finite automaton has one or more success transitions (or pointers), one failure pointer, and a list of matched patterns. The search starts with the automaton start state designated as the current state and the first character in the text string, S, that is being searched designated as the current character. At each step, a state transition is made by examining the current character of S. If the current state has a success pointer labeled by the current character, a transition to the state pointed at by this success pointer is made and the next character of S becomes the current character. When there is no corresponding success pointer, a transition to the state pointed at by the failure pointer is made and the current character is not changed. Whenever a state is reached by following a success pointer, the patterns in the list of matched patterns for the reached state are output along with the position in S of the current character. This output is sufficient to identify all occurrences, in S, of all dictionary patterns. Aho and Corasick [1] have shown that when their NFA is used, the number of state transitions is 2n, where n is the length of S.

In the deterministic version (DFA), each state has a success pointer for every character in the alphabet as well as a list of matched patterns. Since there is a success pointer for every character, there is a well defined transition from every state regardless of the next character in S. Hence, the DFA has no failure pointers. Aho and Corasick [1] show how to compute the success pointer for pairs of states and characters for which there is no success pointer in the NFA version thereby transforming an NFA into a DFA. The number of state transitions made by a DFA when searching for matches in a string of length n is n.

Figure 2 shows an example set of patterns drawn from the 3-letter alphabet {a,b,c}. Figures 3 and 4, respectively, show the Aho-Corasick NFA and DFA for this set of patterns.

abcaabb
abcaabbcc
acb
acbccabb
ccabb
bccabc
bbccabca

Figure 2: An example pattern set




Figure 3: The Aho-Corasick NFA for the patterns of Figure 2  $\,$ 




Figure 4: The Aho-Corasick DFA for the patterns of Figure 2

## 4 Multipattern Boyer-Moore Algorithm

The Boyer-Moore pattern matching algorithm [5] was developed to find all occurrences of a pattern P in a string S. This algorithm begins by positioning the first character of P at the first character of S. This results in a pairing of the first |P| characters of S with characters of P. The characters in each pair are compared beginning with those in the rightmost pair. If all pairs of characters match, we have found an occurrence of P in S and P is shifted right by 1 character (or by |P| if only non-overlapping matches are to be found). Otherwise, we stop at the rightmost pair (or first pair since we compare right to left) where there is a mismatch and use the bad character function for P to determine how many characters to shift P right before re-examining pairs of characters from P and S for a match. More specifically, the bad character function for P gives the distance from the end of P of the last occurrence of each possible character that may appear in S. So, for example, if the characters of S are drawn from the alphabet  $\{a,b,c,d\}$ , the bad character function, B, for P = "abcabed" has B(a) = 4, B(b) = 3, B(c) = 2, and B(d) = 1. In practice, many of the shifts in the bad character function of a pattern are close to the length, |P|, of the pattern P making the Boyer-Moore algorithm a very fast search algorithm.

In fact, when the alphabet size is large, the average run time of the Boyer-Moore algorithm is O(|S|/|P|). Galil [9] has proposed a variation for which the worst-case run time is O(|S|). Horspool [10] proposes a simplification to the Boyer-Moore algorithm whose performance is about the same as that of the Boyer-Moore algorithm.

Several multipattern extensions to the Boyer-Moore search algorithm have been proposed [2, 4, 8, 27]. All of these multipattern search algorithms extend the basic bad character function employed by the Boyer-Moore algorithm to a bad character function for a set of patterns. This is done by combining the bad character functions for the individual patterns to be searched into a single bad character function for the entire set of patterns. The combined bad character function B for a set of p patterns has

$$B(c) = min\{B_i(c), 1 \le i \le p\}$$

for each character c in the alphabet. Here  $B_i$  is the bad character function for the ith pattern.

The Set-wise Boyer-Moore algorithm of [8] performs multipattern matching using this combined bad function. The multipattern search algorithms of [2, 4, 27] employ additional techniques to speed the search further. The average run time of the algorithms of [2, 4, 27] is O(|S|/minL), where minL is the length of the shortest pattern.

The multipattern Boyer-Moore algorithm used by us is due to [4]. This algorithm employs two additional functions shift1 and shift2. Let  $P_1, P_2, ..., P_p$  be the patterns in the dictionary. First, we represent the reverse of these patterns as a trie. Figure 5 shows the trie corresponding to the patterns cac, acbacc, cba, bbaca, and cbaca.


Let  $P(node_i) = p_{i,1}, p_{i,2}, ..., p_{i,|P_i|}$  be the path from the root of the trie to  $node_i$  of the trie. Let set1 and set2 be as below.

 $set1(node) = \{node': P(node) \text{ is proper suffix of } P(node'), \text{ i.e. } P(node') = qP(node) \text{ for some nonempty string } q\}$ 

 $set2(node) = \{node' : node' \subseteq set1(node) \text{ and matched } pattern(node') \neq \phi\}$ 

The two shift functions are defined in terms of set1 and set2 as below.

$$shift1(node) = \begin{cases} 1 & node = root \\ min(\{d(node') - d(node), & \text{otherwise} \\ node' \subseteq set1(node)\} \\ \bigcup \{minL\}) \end{cases}$$



For each node, --- ▶ points to the nodes' € set1(node)

For each node, ── points to the nodes' ∈ set2(node)

Figure 5: Reverse trie for cac, acbacc, cba, bbaca, and cbaca (shift1(node), shift2(node)) values are shown beside each node)

$$shift2(node) = \begin{cases} minL & node = root \\ min(\{d(node') - d(node), & \text{otherwise} \\ node' \subseteq set2(node)\} \\ \bigcup shift2(node.parent)) \end{cases}$$

where d(node) is the depth of the node in the trie and is defined as:

$$d(node) = \begin{cases} 1 & node = root \\ d(node') + 1 & \text{if } node \text{ is a child of } node' \end{cases}$$

The multipattern Boyer-Moore algorithm of [4] uses the following shift function.  $shift(c, node) = max\{B(c), shift1(node), shift2(node)\}$ 

```
number of characters in string to be searched
n
maxL
         length of longest pattern
S_{block}
         number of input characters for which a thread block computes output
         number of blocks = n/Sblock
B
T
         number of threads in a thread block
         number of input characters for which a thread computes output = S_{block}/T
S_{thread}
tWord
         S_{thread}/4
TW
         total work = effective string length processed
```

Figure 6: GPU-to-GPU notation

### 5 GPU-to-GPU

#### 5.1 Strategy

The input to the multipattern matcher is a character array input and the output is an array output of states or reverse-trie node indexes (or pointers). Both arrays reside in device memory. When the Aho-Corasick (AC) algorithm is used, output[i] gives the state of the AC DFA following the processing of input[i]. Since every state of the AC DFA contains a list of patterns that are matched when this state is reached, output[i] enables us to determine all matching patterns that end at input character i. When the multipattern Boyer-Moore (mBM) algorithm is used, output[i] is the last reverse trie node visited over all examinations of input[i]. Using this information and the pattern list stored in the trie node we may determine all pattern matches that begin at input[i]. If we assume that the number of states in the AC DFA as well as the number of nodes in the mBM reverse trie is no more than 65536, a state/node index can be encoded using two bytes and the size of the output array is twice that of the input array.

Our computational strategy is to partition the output array into blocks of size  $S_{block}$  (Figure 6 summarizes the notation used in this section). The blocks are numbered (indexed) 0 through  $n/S_{block}$ , where n is the number of output values to be computed. Note that n equals the number of input characters as well.  $output[i*S_{block}: (i+1)*S_{block}-1]$  comprises the ith output block. To compute the ith output block, it is sufficient for us to use AC on  $input[b*S_{block}-maxL+1:(b+1)*S_{block}-1]$ , where maxL is the length of the longest pattern (for simplicity, we assume that there is a character that is not the first character of any pattern and set input[-maxL+1:-1] equal to this character) or mBM on  $input[b*S_{block}:(b+1)*S_{block}+maxL-2]$  (we may assume that input[n:n+maxL-2] equals a character that is not the last character of any pattern). So, a block actually processes a string whose length is  $S_{block}+maxL-1$  and produces  $S_{block}$  elements of the output. The number of blocks is  $B=n/S_{block}$ .

Suppose that an output block is computed using T threads. Then, each thread could compute  $S_{thread} = S_{block}/T$  of the output values to be computed by the block. So, thread t (thread indexes begin at 0) of block b could compute  $output[b*S_{block}+t*S_{thread}:b*S_{block}+t*S_{thread}+S_{thread}-1]$ . For this, thread t of block b would need to process the substring  $input[b*S_{block}+t*S_{thread}-maxL+1:b*S_{block}+t*S_{thread}+S_{thread}+S_{thread}+1]$  when AC is used and  $input[b*S_{block}+t*S_{thread}:b*S_{block}+t*S_{thread}+S_{thread}+maxL-2]$  when mBM is used. Figure 7 gives the pseudocode for a T-thread computation of block i of the output using the AC DFA. The variables used are self-explanatory and the correctness of the pseudocode follows from the preceding discussion.

As discussed earlier, the arrays input and output reside in device memory. The AC DFA (or the mBM reverse tries in case the mBM algorithm is used) resides in texture memory because texture memory is cached and is sufficiently large to accommodate the DFA (reverse trie). While shared and constant memories will result in better performance, neither is large enough to accommodate the DFA (reverse trie). Note that each state of a DFA has A transitions, where A is the alphabet size. For ASCII, A = 256.

```
Algorithm basic // compute block b of the output array using T threads and AC // following is the code for a single thread, thread t, 0 \le t < T t = \text{thread index}; b = \text{block index}; b = \text{block index}; state = 0; // initial DFA state outputStartIndex = b * S_{block} + t * S_{thread}; inputStartIndex = outputStartIndex - maxL + 1; // process input[inputStartIndex : outputStartIndex - 1] for (int i = inputStartIndex; i < outputStartIndex; i + +) state = nextState(state, input[i]); //compute output for (int i = outputStartIndex; i < outputStartIndex + S_{thread}; i + +) output[i] = state = nextState(state, input[i]); end;
```

Figure 7: Overall GPU-to-GPU strategy using AC

Assuming that the total number of states is fewer than 65536, each state transition of a DFA takes 2 bytes. So, a DFA with d states requires 512d bytes. In the 16KB shared memory that our Tesla has, we can store at best a 32-state DFA. The constant memory on the Tesla is 64KB. So, this can handle, at best, a 128-state DFA. Since the nodes of the mBM reverse trie are as large as a DFA state, it isn't possible to store the reverse trie for any reasonable pattern dictionary in shared or constant memory either. Each of the mBM shift functions, shift1 and shift2, need 2 bytes per reverse-trie node. So, our shared memory can store these functions when the number of nodes doesn't exceed 4K; constant memory may be used for tries with fewer than 16K nodes. The bad character function B() has 256 entries when the alphabet size is 256. This function may be stored in shared memory.

A nice feature of Algorithm basic is that all T threads that work on a single block can execute in lock-step fashion as there is no divergence in the execution paths of these T threads. This makes it possible for an SM of a GPU to efficiently compute an output block using T threads. With 30 SMs, we can compute 30 output blocks at a time. The pseudocode of Figure 7 does, however, have deficiencies that are expected to result in non-optimal performance on a GPU. These deficiencies are listed below.

**D1:** Since the input array resides in device memory, every reference to the array *input* requires a device memory transaction (in this case a read). There are two sources of inefficiency when the read accesses to *input* are actually made on the Tesla GPU.

- 1. Our Tesla GPU performs device-memory transactions for a half-warp (16) of threads at a time. The available bandwidth for a single transaction is 128 bytes. Each thread of our code reads 1 byte. So, a half warp reads 16 bytes. Hence, barring any other limitation of our GPU, our code will utilize 1/8th the available bandwidth between device memory and an SM.
- 2. The Tesla is able to coalesce the device memory transactions from several threads of a half warp into a single transaction. However, coalescing occurs only when the device-memory accesses of two or more threads in a half-warp lie in the same 128-byte segment of device memory. When  $S_{thread} > 128$ , the values of inputStartIndex for consecutive threads in a half-warp (note that two threads t1 and t2 are in the same half warp iff |t1/16| = |t2/16|) are more than 128

bytes apart. Consequently, for any given value of the loop index i, the read accesses made to the array input by the threads of a half warp lie in different 128-byte segments and so no coalescing occurs. Although the pseudocode is written to enable all threads to simultaneously access the needed input character from device memory, an actual implementation on the Tesla GPU will serialize these accesses and, in fact, every read from device memory will transmit exactly 1 byte to an SM resulting in a 1/128 utilization of the available bandwidth.

**D2:** The writes to the array *output* suffer from deficiencies similar to those identified for the reads from the array *input*. Assuming that our DFA has no more than  $2^{16} = 65536$  states, each state can be encoded using 2 bytes. So, a half-warp writes 64 bytes when the available bandwidth for a half warp is 128 bytes. Further, no coalescing takes place as no two threads of a half warp write to the same 128-byte segment. Hence, the writes get serialized and the utilized bandwidth is 2 bytes, which is 1/64th of the available bandwidth.

#### **Analysis of Total Work**

Using the GPU-to-GPU strategy of Figure 7, we essentially do multipattern searches on B\*T strings of length  $S_{thread} + maxL - 1$  each. With a linear complexity for multipattern search, the total work, TW, is roughly equivalent to that done by a sequential algorithm working on an input string of length

$$TW = B * T(S_{thread} + maxL - 1)$$

$$= \frac{n}{S_{block}} * T * (S_{thread} + maxL - 1)$$

$$= \frac{n}{S_{block}} * T * (\frac{S_{block}}{T} + maxL - 1)$$

$$= n * (1 + \frac{T}{S_{block}} * (maxL - 1))$$

$$= n * (1 + \frac{1}{S_{thread}} * (maxL - 1))$$

So, our GPU-to-GPU strategy incurs an overhead of  $\frac{1}{S_{thread}}*(maxL-1)*100\%$  in terms of the effective length of the string that is to be searched. Clearly, this overhead varies substantially with the parameters maxL and  $S_{thread}$ . Suppose that maxL=17,  $S_{block}=14592$ , and T=64 (as in our experiments of section 7). Then,  $S_{thread}=228$  and TW=1.07n. The overhead is 7%.

#### 5.2 Addressing the Deficiencies

## 5.2.1 Deficiency D1–Reading from device memory

A simple way to improve the utilization of available bandwidth between the device memory and an SM, is to have each thread input 16 characters at a time, process these 16 characters, and write the output values for these 16 characters to device memory. For this, we will need to cast the input array from its native data type unsigned char to the data type uint4 as below:

```
uint4 *inputUint4 = (uint4 *) input;
```

A variable var of type uint4 is comprised of 4 unsigned 4-byte integers var.x, var.y, var.z, and var.w. The statement

uint4 in4 = inputUint4[i];

```
// define space in shared memory to store the input data _shared_ unsigned char sInput[S_{block} + maxL - 1];

// typecast to uint4
uint4 *sInputUint4 = ( uint4 *)sInput;

// read as uint4s, assume S_{block} and maxL - 1 are divisible by 16
int numToRead = (S_{block} + maxL - 1)/16;
int next = b * S_{block}/16 - (maxL - 1)/16 + t;

// T threads collectively input a block
for (int i = t; i < numToRead; i + = T, next + = T)
sInputUint4[i] = inputUint4[next];
```

Figure 8: T threads collectively read a block and save in shared memory

reads the 16 bytes input [16\*i:16\*i+15] and stores these in the variable in4, which is assigned space in shared memory. Since the Tesla is able to read up to 128 bits (16 bytes) at a time for each thread, this simple change increases bandwidth utilization for the reading of the input data from 1/128 of capacity to 1/8 of capacity! However, this increase in bandwidth utilization comes with some cost. To extract the characters from in4 so they may be processed one at a time by our algorithm, we need to do a shift and mask operation on the 4 components of in4. We shall see later that this cost may be avoided by doing a recast to unsigned char.

Since a Tesla thread cannot read more than 128 bits at a time, the only way to improve bandwidth utilization further is to coalesce the accesses of multiple threads in a half warp. To get full bandwidth utilization at least 8 threads in a half warp will need to read uint4s that lie in the same 128-byte segment. However, the data to be processed by different threads do not lie in the same segment. To get around this problem, threads cooperatively read all the data needed to process a block, store this data in shared memory, and finally read and process the data from shared memory. In the pseudocode of Figure 8, T threads cooperatively read the input data for block b. This pseudocode, which is for thread t operating on block t0, assumes that t1 are divisible by 16 so that a whole number of uint4s are to be read and each read begins at the start of a uint4 boundary (assuming that t1 begins at a uint4 boundary). In each iteration (except possibly the last one), t2 threads read a consecutive set of t3 uint4s from device memory to shared memory and each uint4 is 16 input characters.

In each iteration (except possibly the last one) of the **for** loop, a half warp reads 16 adjacent uint4s for a total of 256 adjacent bytes. If input[-maxL+1] is at a 128-byte boundary of device memory,  $S_{block}$  is a multiple of 128, and T is a multiple of 8, then these 256 bytes fall in 2 128-byte segments and can be read with two memory transactions. So, bandwidth utilization is 100%. Although 100% utilization is also obtained using uint2s (now each thread reads 8 bytes at a time rather than 16 and a half warp reads 128 bytes in a single memory transaction), the observed performance is slightly better when a half warp reads 256 bytes in 2 memory transactions.

Once we have read the data needed to process a block into shared memory, each thread may generate its share of the output array as in Algorithm basic but with the reads being done from shared memory. Thread t will need  $sInput[t*S_{thread}:(t+1)*S_{thread}+maxL-2]$  or  $sInputUint4[t*S_{thread}/16:(t+1)*S_{thread}/16-1]$ , depending on whether a thread reads the input data from shared memory as characters or as uint4s. When the latter is done, we need to do shifts and masks to

extract the characters from the 4 unsigned integer components of a uint4.

Although the input scheme of Figure 8 succeeds in reading in the data utilizing 100% of the bandwidth between device memory and an SM, there is potential for shared-memory bank conflicts when the threads read the data from shared memory. Shared memory is partitioned into 16 banks. The ith 32-bit word of shared memory is in bank  $i \mod 16$ . For maximum performance the threads of a half warp should access data from different banks. Suppose that  $S_{thread} = 224$  and sInput begins at a 32-bit word boundary. Let  $tWord = S_{thread}/4$  (tWord = 224/4 = 56 for our example) denote the number of 32-bit words processed by a thread exclusive of the additional maxL-1 characters needed to properly handle the boundary. In the first iteration of the data processing loop, thread t needs  $sInput[t*S_{thread}], 0 \le t < T$ . So, the words accessed by the threads in the half warp  $0 \le t < 16$  are t \* tWord,  $0 \le t < 16$  and these fall into banks  $(t*tWord) \mod 16$ ,  $0 \le t < 16$ . For our example, tWord = 56 and  $(t*56) \mod 16 = 0$  when t is even and (t\*56) mod 16=8 when t is odd. Since each bank is accessed 8 times by the half warp, the reads by a half warp are serialized to 8 shared memory accesses. Further, since on each iteration, each thread steps right by one character, the bank conflicts remain on every iteration of the process loop. We observe that whenever tWord is even, at least threads 0 and 8 access the same bank (bank 0) on each iteration of the process loop. Theorem 1 shows that when tWord is odd, there are no shared-memory bank conflicts.

**Theorem 1** When tWord is odd,  $(i * tWord) \mod 16 \neq (jk) \mod 16$ ,  $0 \leq i < j < 16$ .

**Proof** The proof is by contradiction. Assume there exist i and j such that  $0 \le i < j < 16$  and  $(i*tWord) \mod 16 = (j*tWord) \mod 16$ . For this to be true, there must exist nonnegative integers a, b, and c, a < c,  $0 \le b < 16$  such that i\*tWord = 16a + b and j\*tWord = 16c + b. So, (j-i)\*tWord = 16(c-a). Since tWord is odd and c-a>0, j-i must be divisible by 16. However, j-i < 16 and so cannot be divisible by 16. This contradiction implies that our assumption is invalid and the theorem is proved.

It should be noted that even when tWord is odd, the input for every block begins at a 128-byte segment of device memory (assuming that for the first block begins at a 128-byte segment) provided T is a multiple of 32. To see this, observe that  $S_{block} = 4 * T * tWord$ , which is a multiple of 128 whenever T is a multiple of 32. As noted earlier, since the Tesla schedules threads in warps of size 32, we normally would choose T to be a multiple of 32.

#### 5.2.2 Deficiency D2-Writing to device memory

We could use the same strategy used to overcome deficiency D1 to improve bandwidth utilization when writing the results to device memory. This would require us to first have each thread write the results it computes to shared memory and then have all threads collectively write the computed results from shared memory to device memory using uint4s. Since the results take twice the space taken by the input, such a strategy would necessitate a reduction in  $S_{block}$  by two-thirds. For example, when maxL = 17, and  $S_{block} = 14592$  we need 14608 bytes of shared memory for the array sInput. This leaves us with a small amount of 16KB shared memory to store any other data that we may need to. If we wish to store the results in shared memory as well, we must use a smaller value for  $S_{block}$ . So, we must reduce  $S_{block}$  to about 14592/3 or 4864 to keep the amount of shared memory used the same. When T = 64, this reduction in block size increases the total work overhead from approximately 7% to approximately 22%. We can avoid this increase in total work overhead by doing the following:

1. First, each thread processes the first maxL-1 characters it is to process. The processing of these characters generates no output and so we need no memory to store output.

2. Next, each thread reads the remaining  $S_{thread}$  characters of input data it needs from shared memory to registers. For this, we declare a register array of unsigned integers and typecast sInput to unsigned integer. Since, the T threads have a total of 16,384 registers, we have sufficient registers provided  $S_{block} \leq 4*16384 = 64$ K (in reality,  $S_{block}$  would need to be slightly smaller than 64K as registers are needed to store other values such as loop variables). Since total register memory exceeds the size of shared memory, we always have enough register space to save the input data that is in shared memory.

Unless  $S_{block} \leq 4864$ , we cannot store all the results in shared memory. However, to do 128-byte write transactions to device memory, we need only sets of 64 adjacent results (recall that each result is 2 bytes). So, the shared memory needed to store the results is 128T bytes. Since we are contemplating T = 64, we need only 8K of shared memory to store the results from the processing of 64 characters per thread. Once each thread has processed 64 characters and stored these in shared memory, we may write the results to device memory. The total number of outputs generated by a thread is  $S_{thread} = 4 * tWord$ . These outputs take a total of 8 \* tWord bytes. So, when tWordis odd (as required by Theorem 1), the output generated by a thread is a non-integral number of uint4s (recall that each uint4 is 16 bytes). Hence, the output for some of the threads does not begin at the start of a uint4 boundary of the device array output and we cannot write the results to device memory as uint4s. Rather, we need to write as uint2s (a thread generates an integral number tWord of uint2s). With each thread writing a uint2, it takes 16 threads to write 128 bytes of output from that thread. So, T threads can write the output generated from the processing of 64 characters/thread in 16 rounds of uint2 writes. One difficulty is that, as noted earlier, when tWord is odd, even though the segment of device memory to which the output from a thread is to be written begins at a uint2 boundary, it does not begin at a uint4 boundary. This means also that this segment does not begin at a 128-byte boundary (note that every 128-byte boundary is also a uint4 boundary). So, even though a half-warp of 16 threads is writing to 128 bytes of contiguous device memory, these 128-bytes may not fall within a single 128-byte segment. When this happens, the write is done as two memory transactions.

The described procedure to handle 64 characters of input per thread is repeated  $\lceil S_{thread}/64 \rceil$  times to complete the processing of the entire input block. In case  $S_{thread}$  is not divisible by 64, each thread produces fewer than 64 results in the last round. For example, when  $S_{thread} = 228$ , we have a total of 4 rounds. In each of the first three rounds, each thread processes 64 input characters and produces 64 results. In the last round, each thread processes 36 characters and produces 36 results. In the last round, groups of threads either write to contiguous device memory segments of size 64 or 8 bytes and some of these segments may span 2 128-byte segments of device memory.

As we can see, using an odd tWord is required to avoid shared-memory bank conflicts but using an odd tWord (actually using a tWord value that is not a multiple of 16) results in suboptimal writes of the results to device memory. To optimize writes to device memory, we need to use a tWord value that is a multiple of 16. Since the Tesla executes threads on an SM in warps of size 32, T would normally be a multiple of 32. Further, to hide memory latency, it is recommended that T be at least 64. With T = 64 and a 16KB shared memory,  $S_{thread}$  can be at most 16\*1024/64 = 256 and so tWord can be at most 64. However, since a small amount of shared memory is needed for other purposes, tWord < 64. The largest value possible for tWord that is a multiple of 16 is therefore 48. The total work, TW, when tWord = 48 and maxL = 17 is  $n*(1 + \frac{1}{4*48}*16) = 0.083n$ . Compared to the case tWord = 57, the total work overhead increases from 7% to 8.3%. Whether we are better off using tWord = 48, which results in optimized writes to device memory but shared-memory bank conflicts and larger work overhead, or with tWord = 57, which has no shared-memory bank conflicts and lower work overhead but suboptimal

```
for (int i = 0; i < numOfSegments; i + +)
Asynchronously write segment i from host to device using stream i;</li>
for (int i = 0; i < numOfSegments; i + +)
Process segment i on the GPU using stream i;</li>
for (int i = 0; i < numOfSegments; i + +)
Asynchronously read segment i results from device using stream i;</li>
```

Figure 9: Host-to-host strategy A

writes to device memory, can be determined experimentally.

#### 6 Host-to-Host

#### 6.1 Strategies

Since the Tesla GPU supports asynchronous transfer of data between device memory and pinned host memory, it is possible to overlap the time spent in data transfer to and from the device with the time spent by the GPU in computing the results. However, since there is only 1 I/O channel between the host and the GPU, time spent writing to the GPU cannot be overlapped with the time spent reading from the GPU. There are at least two ways to accomplish the overlap of I/O between host and device and GPU computation. In Strategy A (Figure 9), which is given in [7], we have three loops. The first loop asynchronously writes the input data to device memory in segments, the second processes each segment on the GPU, and third reads the results for each segment back from device memory asynchronously. To ensure that the processing of a segment does not begin before the asynchronous transfer of that segments data from host to device completes and also that the reading of the results for a segment begins only after the completion of the processing of the segment, CUDA provides the concept of a stream. Within a stream, tasks are done in sequence. With reference to Figure 9, the number of streams equals the number of segments and the tasks in the ith stream are: write segment i to device memory, process segment i, read the results for segment i from device memory. To get the correct results, each segment sent to the device memory must include the additional maxL-1 characters needed to detect matches that cross segment boundaries.

For strategy A to work, we must have sufficient device memory to accommodate the input data for all segments as well as the results from all segments. Figure 10 gives an alternative strategy that requires only sufficient device memory for 2 segments (2 input buffers IN0 and IN1 and two output buffers OUT0 and OUT1). We could, of course, couple strategies A and B to obtain a hybrid strategy.

We analyze the relative time performance of these two host-to-host strategies in the next subsection.

#### 6.2 Completion Time

Figure 11 summarizes the notation used in our analysis of the completion time of strategies A and B. For our analysis, we make several simplifying assumptions as below.

1. The time,  $t_w$ , to write or copy a segment of input data from the host to the device memory is the same for all segments.

```
Write segment 0 from host to device buffer IN0; for (int i=1; i < numOfSegments; i++) {

Asynchronously write segment i from host to device buffer IN1; Process segment i-1 on the GPU using IN0 and OUT0; Wait for all read/write/compute to complete; Asynchronously read segment i-1 results from OUT0; Swap roles of IN0 and IN1; Swap roles of OUT0 and OUT1; }

Process the last segment on the GPU using IN0 and OUT0; Read last segment's results from OUT0;
```

Figure 10: Host-to-host strategy B

```
number of segments
s
t_w
         time to write an input data segment from host to device memory
         time to read an output data segment from device to host memory
t_r
         time taken by GPU to process an input data segment and create corresponding output segment
         \sum_{i=0}^{s-1} t_w = s * t_w
T_w
         \sum_{i=0}^{s-1} t_r = s * t_r
\sum_{i=0}^{s-1} t_p = s * t_p
T_r
T_p
T_s^w(i)
         time at which the writing of input segment i to device memory starts
T_s^p(i)
         time at which the processing of segment i by the GPU starts
T_s^r(i)
         time at which the reading of output segment i to host memory starts
\begin{array}{l} T_f^w(i) \\ T_f^p(i) \end{array}
         time at which the writing of input segment i to device memory finishes
         time at which the processing of segment i by the GPU finishes
T_f^r(i)
         time at which the reading of output segment i to host memory finishes
T_A
         completion time using strategy A
T_B
         completion time using strategy B
L
         lower bound on completion time
```

Figure 11: Notation used in completion time analysis

- 2. The time,  $t_p$ , the GPU takes to process a segment of input data and create its corresponding output segment is the same for all segments.
- 3. The time,  $t_r$ , to read or copy a segment of output data from the host to the device memory is the same for all segments.
- 4. The write, processing, and read for each segment begins at the earliest possible time for the chosen strategy and completes  $t_w$ ,  $t_p$ , and  $t_r$  units later, respectively.
- 5. In every feasible strategy, the relative order of segment writes, processing, and reads is the same and is segment 0, followed by segment 1, ..., and ending with segment s-1, where s is the number of segments.

Since writing from the host memory to the device memory uses the same I/O channel/bus as used

to read from the device memory to the host memory and since when the GPU is necessarily idle when the first input segment is being written to the device memory and the last output segment is being read from this memory,  $t_w + \max\{(s-1)(t_w+t_r), s*t_p\} + t_r$ , is a lower bound on the completion time of any host-to-host computing strategy.

It is easy to see that when the number of segments s is 1, the completion time for both strategies A and B is  $t_w + t_p + t_r$ , which equals the lower bound. Actually, when s = 1, both strategies are identical and optimal. The analysis of the two strategies for s > 1 is more complex and is done below in Theorems 2 to 5. We note that assumption 4 implies that  $T_f^w(i) = T_s^w(i) + t_w$ ,  $T_f^p(i) = T_s^p(i) + t_p$ , and  $T_f^r(i) = T_s^r(i) + t_r$ ,  $0 \le i < s$ . The completion time is  $T_f^r(s - 1)$ .

**Theorem 2** When s > 1, the completion time,  $T_A$ , of strategy A is:

1.  $T_w + T_r$  whenever any of following holds:

(a) 
$$t_w \ge t_p \wedge t_p \le T_r - t_r$$

(b) 
$$t_w < t_p \wedge T_w - t_w > t_p \wedge t_r \ge t_p$$

$$(c) \ t_w < t_p \wedge T_w - t_w > t_p \wedge t_r < t_p \wedge \not\exists i, 0 \leq i < s[t_w + (i+1)t_p > T_w + it_r]$$

2. 
$$T_w + t_p + t_r$$
 when  $t_w \ge t_p \wedge t_p > T_r - t_r$ 

3. 
$$t_w + t_p + T_r$$
 when  $t_w < t_p \wedge T_w - t_w \le t_p \wedge t_r > t_p$ 

4.  $t_w + T_p + t_r$  when either of the following holds:

(a) 
$$t_w < t_p \wedge T_w - t_w \le t_p \wedge t_r \le t_p$$

(b) 
$$t_w < t_p \wedge T_w - t_w > t_p \wedge t_r < t_p \wedge \exists i, 0 \le i < s[t_w + (i+1)t_p > T_w + i * t_r]$$

Proof It should be easy to see that the conditions listed in the theorem exhaust all possibilities. When strategy A is used, all the writes to device memory complete before the first read begins (i.e.,  $T_s^r(0) \geq T_f^w(s-1)$ ),  $T_s^w(i) = i * t_w$ ,  $T_f^w(i) = (i+1)t_w$ ,  $0 \leq i < s$ , and  $T_s^r(0) \geq T_f^w(s-1) = s * t_w = T_w$ . When  $t_w \geq t_p$ ,  $T_s^p(i) = T_f^w(i) = (i+1)t_w$  (Figure 12 illustrates this for s=4). Hence,  $T_f^p(i) = (i+1)t_w+t_p \leq T_f^w(i+1)$ ,  $0 \leq i < s$ , where  $T_f^w(s)$  is defined to be  $(s+1)t_w$ . So,  $T_s^r(0) = \max\{T_w, T_f^p(0)\} = T_w$  and  $T_s^r(i) = \max\{T_f^r(i-1), T_f^p(i)\}$ ,  $1 \leq i < s$ . Since  $T_f^p(i) \leq T_w$ , i < s-1,  $T_f^r(i) \geq T_f^r(i-1)$ ,  $1 \leq i < s$ , and  $T_f^r(0) \geq T_w$ ,  $T_s^r(i) = T_f^r(i-1)$ ,  $1 \leq i < s-1$ . So,  $T_f^r(s-2) = T_s^r(s-2) + t_r = T_w + (s-1)t_r = T_w + T_r - t_r$ . Hence,  $T_s^r(s-1) = \max\{T_w + T_r - t_r, T_w + t_p\}$  and  $T_A = T_f^r(s-1) = T_s^r(s-1) + t_r = \max\{T_w + T_r, T_w + t_p + t_r\}$ . So, when  $t_p \leq T_r - t_r$ ,  $T_A = T_W + T_r$  (Figure 12(a)) and when  $t_p > T_r - t_r$ ,  $T_A = T_w + t_p + t_r$  (Figure 12(b)). This proves cases 1a and 2 of the theorem.

When  $t_w < t_p$ ,  $T_f^p(i) = t_w + (i+1)t_p$ ,  $0 \le i < s$ . We consider the two subcases  $T_w - t_w \le t_p$  and  $T_w - t_w > t_p$ . The first of these has two subsubcases of its own– $t_r \le t_p$  (theorem case 4a) and  $t_r > t_p$  (theorem case 3). These subsubcases are shown in Figure 13 for the case of 4 segments. It is easy to see that  $T_A = t_w + T_p + t_r$  when  $t_r \le t_p$  and  $T_A = t_w + t_p + T_r$  when  $t_r > t_p$ . The second subcase  $(t_w < t_p \text{ and } T_w - t_w > t_p)$  has two subsubcases as well– $t_r \ge t_p$  and  $t_r < t_p$ . When  $t_r \ge t_p$  (Figure 14(a)),  $T_s^r(i) = T_w + i * t_r$ ,  $0 \le i < s$  and  $T_A = T_f^r(s-1) = T_w + T_r$  (theorem case 1b). When  $t_r < t_p \land \not\exists i, 0 \le i < s[t_w + (i+1)t_p > T_w + it_r]$  (theorem case 1c),  $\not\exists i, 0 \le i < s[T_f^p(i) > T_f^r(i-1)]$ , where  $T_f^r(-1)$  is defined to be  $T_w$ . So,  $T_A = T_f^r(s-1) + t_r = T_w + T_r$  (Figure 14(b)). When  $t_r < t_p \land \exists i, 0 \le i < s[t_w + (i+1)t_p > T_w + it_r]$  (theorem case 4b),  $\exists i, 0 \le i < s[T_f^p(i) > T_f^r(i-1)]$  and  $T_A = t_w + T_p + t_r$  (Figure 14(c)).




Figure 12: Strategy A,  $t_w \ge t_p$ , s = 4 (cases 1a and 2)




Figure 13: Strategy A,  $t_w < t_p$ ,  $T_w - t_w \le t_p$ , s = 4 (cases 4a and 3)

**Theorem 3** The completion time using strategy A is the minimum possible completion time for every combination of  $t_w$ ,  $t_p$ , and  $t_r$ .

**Proof** First, we obtain a tighter lower bound L than the bound  $t_w + \max\{(s-1)(t_w + t_r), s * t_p\}$  provided at the beginning of this section. Since, writes and reads are done serially on the same I/O channel,  $L \geq T_w + T_r$ . Since,  $T_f^w(s-1) \geq T_w$  for every strategy, the processing of the last segment cannot begin before  $T_w$ . Hence,  $L \geq T_w + t_p + t_r$ . Since the processing of the first segment cannot beginning before  $t_w$ , the read of the first segment's output cannot complete before  $t_w + t_p + t_r$ . The remaining reads require  $(s-1)t_r$  time and are done after the first read completes. So, the last read cannot complete before  $t_w + t_p + T_R$ . Hence,  $L \geq t_w + t_p + t_R$ . Also, since the processing of the first




Figure 14: Strategy A,  $t_w < t_p$ ,  $T_w - t_w > t_p$ , s = 4 (cases 1b, 1c, and 4b)

segment cannot begin before  $t_w$ ,  $T_f^p(s-1) \ge t_w + T_p$ . Hence,  $L \ge t_w + T_p + t_r$ . Combining all of these bounds on L, we get  $L \ge \max\{T_w + T_r, T_w + t_p + t_r, t_w + t_p + T_r, t_w + T_p + t_r\}$ .

From Theorem 2, we see that, in all cases,  $T_A$  equals one of the expressions  $T_w + T_r$ ,  $T_w + t_p + t_r$ ,  $t_w + t_p + T_r$ ,  $t_w + T_p + t_r$ . Hence a tight lower bound on the completion time of every strategy is  $L = \max\{T_w + T_r, T_w + t_p + t_r, t_w + t_p + T_r, t_w + T_p + t_r\}$ . Strategy A achieves this tight lower bound (Theorem 2) and so obtains the minimum completion time possible.

**Theorem 4** When s > 1, the completion time  $T_B$  of strategy B is

$$T_B = t_w + \max\{t_w, t_p\} + (s-2)\max\{t_w + t_r, t_p\} + \max\{t_p, t_r\} + t_r$$

**Proof** When the for loop index i = 1, the read within the loop begins at  $t_w + \max\{t_w, t_p\}$ . For  $2 \le i < s$ , this read begins at  $t_w + \max\{t_w, t_p\} + (i - 1)\max\{t_w + t_r, t_p\}$ . So, the final read, which is outside the loop, begins at  $t_w + \max\{t_w, t_p\} + (s - 2)\max\{t_w + t_r, t_p\} + \max\{t_p, t_r\}$  and completes  $t_r$  units later. Hence,  $T_B = t_w + \max\{t_w, t_p\} + (s - 2)\max\{t_w + t_r, t_p\} + \max\{t_p, t_r\} + t_r$ .

**Theorem 5** Strategy B does not quarantee minimum completion time.

**Proof** First, we consider two cases when  $T_B$  equals the tight lower bound L of Theorem 3. The first, is when  $t_p = \min\{t_w, t_p, t_r\}$ . Now,  $T_B = T_W + T_r = L$ . The second case is when  $t_p \ge t_w + t_r$ .

Now, from Theorem 4, we obtain  $T_B = t_w + T_p + t_r = L$ . When, s = 3 and  $t_w > t_p > t_r > 0$ ,  $T_B = T_w + (s-1)t_r + t_p = T_w + T_r + t_p - t_r = T_w + t_p + 2t_r$ . When strategy A is used with this data, we are either in case 1a of Theorem 2 and  $T_A = T_w + T_r = L < T_w + T_r + t_p - t_r = T_B$  or we are in case 2 of Theorem 2 and  $T_A = T_w + t_p + t_r = L < T_w + t_p + 2t_r = T_B$ .

The next theorem shows that the completion time when using strategy B is less than 13.33% more than when strategy A is used.

**Theorem 6**  $\frac{T_B - T_A}{T_A} = 0$  when  $s \le 2$  and  $\frac{T_B - T_A}{T_A} < \frac{s-2}{s^2 - 1} \le 2/15$  when s > 2.

**Proof** We consider 5 cases that together exhaust all possibilities for the relationship among  $t_w$ ,  $t_p$ , and  $t_r$ .

- 1.  $t_w \ge t_p \land t_r \ge t_p$ From Theorems 2 (case 1a applies as  $t_p \le t_r \le (s-1)t_r = T_r - t_r$ ) and 4, it follows that  $T_A = T_B = T_w + T_r$ . So,  $(T_B - T_A)/T_A = 0$ .
- 2.  $t_w \ge t_p \wedge t_r < t_p$ From Theorem 4,  $T_B = T_w + T_r + t_p - t_r$ . We may be in either case 1a or case 2 of Theorem 2. If we are in case 1a, then  $T_A = T_w + T_r$  and  $T_r - t_r = (s-1)t_r \ge t_p$ . So,  $t_r \ge t_p/(s-1)$ . (Note that since we also have  $t_r < t_p$ , s must be at least 3 for case 1a to apply.) Therefore,  $t_w + t_r \ge (1 + 1/(s-1))t_p = \frac{s}{s-1}t_p$ . Hence,

$$\frac{T_B - T_A}{T_A} = \frac{t_p - t_r}{s(t_w + t_r)} \le \frac{t_p(1 - \frac{1}{s-1})}{\frac{s^2}{s-1}t_p} = \frac{s-2}{s^2} < \frac{s-2}{s^2-1}, \ s > 2$$

If we are in case 2 of Theorem 2, then  $T_A = T_w + t_p + t_r$  and  $t_w \ge t_p > T_r - t_r = (s-1)t_r$ . So,

$$\frac{T_B - T_A}{T_A} = \frac{(s-2)t_r}{st_w + t_p + t_r}$$

The right hand side equals 0 when s = 2 and for s > 2, the right hand side is

$$<\frac{(s-2)t_r}{s(s-1)t_r+(s-1)t_r+t_r}=\frac{s-2}{s^2}<\frac{s-2}{s^2-1}$$

3.  $t_w < t_p \land t_r \ge t_p$ Now,  $T_B = T_w + T_r + t_p - t_w$ . For strategy A, we are in case 1b, 3, or 4a of Theorem 2. If we are in case 1b,  $T_A = T_w + T_r = s(t_w + t_r)$ ,  $t_r \ge t_p$ , and  $(s-1)t_w = T_w - t_w > t_p$ . (Note that since we also have  $t_w < t_p$ , s must be at least 3 for case 1b to apply.) So,

$$\frac{T_B - T_A}{T_A} = \frac{t_p - t_w}{s(t_w + t_r)} < \frac{t_p(1 - \frac{1}{s-1})}{s(\frac{t_p}{s-1} + t_p)} = \frac{s-2}{s^2} < \frac{s-2}{s^2 - 1}, \ s > 2$$

When case 3 of Theorem 2 applies,  $T_A = t_w + t_p + T_r$  and  $(s-1)t_w \le t_p < t_r$ . So,

$$\frac{T_B - T_A}{T_A} = \frac{(s-2)t_w}{t_w + t_p + st_r}$$

The right hand side equals 0 when s = 2 and for s > 2, the right hand side is

$$\leq \frac{(s-2)t_w}{s(t_w+t_r)} < \frac{s-2}{s^2} < \frac{s-2}{s^2-1}$$

When case 4a of Theorem 2 applies,  $T_A = t_w + T_p + t_r$ ,  $(s-1)t_w = T_w - t_w \le t_p$ , and  $t_r = t_p$ . So,  $T_A = t_w + (s+1)t_p \ge t_w + (s+1)(s-1)t_w = s^2t_w$  and  $T_B - T_A = (s-1)t_w + (s+1)t_r - t_w - (s+1)t_r = (s-2)t_w$ . Therefore,

$$\frac{T_B - T_A}{T_A} \le \frac{(s-2)t_w}{s^2 t_w} = \frac{s-2}{s^2} < \frac{s-2}{s^2 - 1}$$

4.  $t_w < t_p \wedge t_r < t_p \wedge t_w + t_r \ge t_p$ 

Now,  $T_B = T_w + T_r + 2t_p - t_w - t_r$ . For strategy A, we are in case 1c, 4a or 4b of Theorem 2.

If we are in case 1c,  $T_A = T_w + T_r$  and  $t_w + st_p \le st_w + (s-1)t_r$ . So,  $(s-1)(t_w + t_r) \ge st_p$  or  $t_w + t_r \ge \frac{s}{s-1}t_p$ . Hence,

$$\frac{T_B - T_A}{T_A} = \frac{2t_p - t_w - t_r}{s(t_w + t_r)} \le \frac{2 - \frac{s}{s-1}}{\frac{s^2}{s-1}} = \frac{s-2}{s^2}$$

The right hand side is 0 when s = 2 and is  $< \frac{s-2}{s^2-1}$  when s > 2.

For both cases 4a and 4b,  $T_A = t_w + T_p + t_r$ . When case 4a applies,  $(s-1)t_w \leq t_p$ . Since,  $t_w + t_r \geq t_p$ ,

$$t_r \ge t_p - t_w \ge t_p (1 - \frac{1}{s-1}) = \frac{s-2}{s-1} t_p \ge (s-2) t_w$$

Hence,

$$\frac{T_B - T_A}{T_A} = \frac{(s-2)(t_w + t_r - t_p)}{t_w + st_p + t_r}$$

The right hand side equals 0 when s=2 and for s>2, the right hand side is

$$<\frac{(s-2)t_w}{t_w+s(s-1)t_w+(s-2)t_w}=\frac{s-2}{s^2-1}$$

When case 4b applies, it follows from  $t_p > t_r$  and the conditions for case 4b that  $t_w + st_p > T_w + (s-1)t_r = st_w + (s-1)t_r$ . So,  $st_p > (s-1)(t_w + t_r)$  and  $t_w + t_r < \frac{s}{s-1}t_p$ . Hence,  $t_w + t_r - t_p < t_p/(s-1)$ . From this inequality and  $t_w + t_r \ge t_p$ , we get

$$\frac{T_B - T_A}{T_A} = \frac{(s-2)(t_w + t_r - t_p)}{t_w + st_p + t_r}$$

The right hand side equals 0 when s=2 and for s>2, the right hand side is

$$<\frac{\frac{s-2}{s-1}t_p}{t_w+st_p+t_r} \le \frac{\frac{s-2}{s-1}t_p}{(s+1)t_p} = \frac{s-2}{s^2-1}$$

5.  $t_w < t_p \wedge t_r < t_p \wedge t_w + t_r < t_p$ Now,  $T_B = t_w + T_p + t_r = T_A$ . Only cases 1c and 4a of Theorem 2 are possible when  $t_w < t_p \wedge t_r < t_p$ . However, since we also have  $t_w + t_r < t_p$ ,  $(s-1)t_p > (s-1)t_w + (s-1)t_r$ . So,  $t_w + (s-1)t_p > T_w + (s-1)t_r$ . Hence,  $t_w + st_p > T_w + (s-1)t_r$ . Therefore, case 1c does not apply and  $T_A = t_w + T_p + t_r = T_B$ . So,  $(T_B - T_A)/T_A = 0$ . To see that the bound of Theorem 6 is quite tight, consider the instance s=4,  $t_r=t_p=3$ , and  $t_w=1$ . For this instance,  $T_A=t_w+T_p+t_r=16$  (case 4a) and  $T_B=18$ . So,  $(T_A-T_B)/T_A=1/8$ . The instance falls into case 3 (subcase 4a of Theorem 2) of Theorem 6 for which we have shown

$$\frac{T_B - T_A}{T_A} \le \frac{s - 2}{s^2} \le 1/8$$

It is worth noting that strategy B becomes more competitive with strategy A as the number of segments s increases. For example, when s = 20,  $(T_B - T_A)/T_A < 18/399 = 0.045$ .

#### 6.3 Completion Time Using Enhanced GPUs

In this section, we analyze the completion times of strategies A and B under the assumption that we are using a GPU system that is enhanced so that there are two I/O channels/buses between the host CPU and the GPU and the CPU has a dual-port memory that supports simultaneous reads and writes. In this case the writing of an input data segment to device memory can be overlapped with the reading of an output data segment from device memory. When s = 1, the enhanced GPU is unable to perform any better than the original GPU and  $T_A = T_B = t_w + t_p + t_r$ . Theorems 7 through 11 are the enhanced GPU analogs of Theorems 2 through 5 for the case s > 1.

**Theorem 7** When s > 1, the completion time,  $T_A$ , of strategy A for the enhanced GPU model is

$$T_A = \begin{cases} T_w + t_p + t_r & t_w \ge t_p \land t_w \ge t_r \\ t_w + T_p + t_r & t_w < t_p \land t_p \ge t_r \\ t_w + t_p + T_r & otherwise \end{cases}$$

**Proof** As for the original GPU model,  $T_s^w(i) = i * t_w$ ,  $0 \le i < s$ . When  $t_w \ge t_p$ ,  $T_s^p(i) = T_f^w(i) = (i+1)*t_w$  and  $T_f^p(i) = T_f^w(i)+t_p = (i+1)*t_w+t_p$ . Figure 15(a) shows the schedule of events when s=4,  $t_w \ge t_p$  and  $t_w \ge t_r$ . Since  $t_w \ge t_r$ ,  $T_s^r(i) = T_f^p(i) = (i+1)*t_w+t_p$ ,  $0 \le i < s$ . So,  $T_s^r(s-1) = s*t_w+t_p$  and  $T_A = T_f^r(s-1) = T_w+t_p+t_r$ .

Figure 15(b) shows the schedule of events when s = 4,  $t_w \ge t_p$  and  $t_w < t_r$ . Since  $t_w < t_r$ ,  $T_s^r(i) = T_f^r(i-1) = T_s^r(i-1) + t_r$ , 0 < i < s. Since  $T_f^r(0) = t_w + t_p + t_r$ ,  $T_s^r(s-1) = t_w + t_p + (s-1)t_r$  and  $T_A = T_f^r(s-1) = t_w + t_p + T_r$ .

When  $t_w < t_p$  and  $t_p \ge t_r$ ,  $T_s^p(i) = t_w + i * t_p$ ,  $0 \le i < s$  and  $T_s^r(i) = T_f^p(i)$ ,  $0 \le i < s$  (Figure 15(c)). So,  $T_A = t_w + s * t_p + t_r = t_w + T_p + t_r$ .

The final case to consider is  $t_w < t_p < t_r$  (Figure 15(d)). Now,  $T_s^p(i) = t_w + i * t_p$ ,  $0 \le i < s$  and  $T_s^r(i) = t_w + t_p + i * t_r$ . So,  $T_A = t_w + t_p + T_r$ .

**Theorem 8** For the enhanced GPU model, the completion time using strategy A is the minimum possible completion time for every combination of  $t_w$ ,  $t_p$ , and  $t_r$ .

**Proof** The earliest time the processing of the last segment can begin is  $T_w$ . So,  $T_f^p(s-1) \ge T_w + t_p$ . So, the completion time L of every strategy is at least  $T_w + t_p + t_r$ . Further, the earliest time the read of the first output segment can begin is  $t_w + t_p$ . Following this earliest time, the read channel is needed for at least  $s * t_r$  time to complete the reads. So,  $L \ge t_w + t_p + T_r$ . Also, since  $T_s^p(0) = t_w$ , the earliest time the processing of the last segment can begin is  $t_w + (s-1)t_p$ , Hence  $t_w + t_p + t_r$ . Combining these lower bounds, we get  $t_w + t_p + t_r$ ,  $t_w + t_p + t_r$ ,  $t_w + t_p + t_r$ . Since  $t_w + t_p + t_r$ . Since  $t_w + t_p + t_r$ .




Figure 15: Strategy A, enhanced GPU, s = 4

lower bound, the lower bound is tight,  $L = \max\{T_w + t_p + t_r, t_w + T_p + t_r, t_w + t_p + T_r\}$  and  $T_A$  is the minimum possible completion time.

The next theorem shows that the optimal completion time using the original GPU model of Section 6.2 is at most twice that for the enhanced model of this section.

**Theorem 9** Let  $t_w$ ,  $t_p$ ,  $t_r$ , and s define a host-to-host instance. Let C1 and C2, respectively, be the completion time for an optimal host-to-host execution using the original and enhanced GPU models.  $C1 \le 2 * C2$  and this bound is tight.

**Proof** From the proofs of Theorems 3 and 8, it follows that  $C1 = \max\{T_w + T_r, T_w + t_p + t_r, t_w + t_p + T_r, t_w + T_p + t_r\}$  and  $C2 = \max\{T_w + t_p + t_r, t_w + t_p + T_r, t_w + T_p + t_r\}$ . Hence, when  $C1 \neq T_w + T_r$ ,  $C1 = C2 \leq 2 * C2$ . Assume that  $C1 = T_w + T_r$ . We consider two cases,  $T_w \leq T_r$  and  $T_w > T_r$ . When,

 $T_w \le T_r$ ,  $C1 = T_w + T_r \le 2 * T_r \le 2 * C2$  (as  $T_r \le C2$ ). When,  $T_w > T_r$ ,  $C1 = T_w + T_r < 2 * T_w \le 2 * C2$  (as  $T_w \le C2$ ).

To see that the bound is tight, suppose that  $t_w = t_r$ , and  $t_p = \epsilon$ .  $C1 = 2*s*t_w$  and  $C2 = T_w + t_w + \epsilon = (s+1)*t_w + \epsilon$  (for  $\epsilon$  sufficiently small and  $s \ge 2$ ). So,  $C1/C2 = (2*s)/(s+1+\epsilon/t_w) \to 2$  as  $s \to \infty$ .

**Theorem 10** When s > 1, the completion time  $T_B$  of strategy B for the enhanced GPU model is

$$T_B = t_w + \max\{t_w, t_p\} + (s-2)\max\{t_w, t_r, t_p\} + \max\{t_p, t_r\} + t_r$$

**Proof** When the for loop index i = 1, the read within this loop begins at  $t_w + \max\{t_w, t_p\}$ . For  $2 \le i < s$ , this read begins at  $t_w + \max\{t_w, t_r, t_p\}$ . So, the final read, which is outside the loop, begins at  $t_w + \max\{t_w, t_p\} + (s-2)\max\{t_w, t_r, t_p\} + \max\{t_p, t_r\}$  and completes  $t_r$  units later. Hence,  $T_B = t_w + \max\{t_w, t_p\} + (s-2)\max\{t_w, t_r, t_p\} + \max\{t_p, t_r\} + t_r$ .

**Theorem 11** Strategy B does not guarantee minimum completion time for the enhanced GPU model.

**Proof** First, we present a case when  $T_B = L$ . Suppose,  $t_p \ge t_w$  and  $t_p \ge t_r$ . From Theorem 10, we obtain  $T_B = t_w + t_p + (s-2)t_p + t_p + t_r = t_w + T_p + t_r = L$ . However, when  $t_w > t_r > t_p$ ,  $T_B = t_w + t_w + (s-2)t_w + t_r + t_r = T_w + 2t_r > T_w + t_p + t_r = T_A = L$ .

Theorem 12 is the enhanced GPU analogue of Theorem 6.

**Theorem 12** For the enhanced GPU model,  $(T_B - T_A)/T_A = 0$  when s = 1 and  $(T_B - T_A)/T_B < 1/(s+1) \le 1/3$  when s > 1. The bound is tight.

**Proof** It is easy to see that  $T_B = T_A$  when s = 1. When s > 1, we consider 5 cases that together exhaust all possibilities for the relationship among  $t_w$ ,  $t_p$ , and  $t_r$ .

- 1.  $t_w = \max\{t_w, t_p, t_r\} \land t_p \ge t_r$ For this case,  $T_B = T_w + t_p + t_r = T_A$ .
- 2.  $t_w = \max\{t_w, t_p, t_r\} \land t_p < t_r$ Now,  $T_B = T_w + 2t_r$  and  $T_A = T_w + t_p + t_r$ . So,

$$\frac{T_B - T_A}{T_A} = \frac{t_r - t_p}{st_w + t_p + t_r} < \frac{t_r}{st_w + t_r} \le \frac{1}{s + 1}$$

To see that this bound is tight, consider the s segment instance defined by  $t_p = \epsilon$ , and  $t_w = t_r = 2$ . For this instance,  $T_B = 2s + 4$  and  $T_A = 2s + \epsilon + 2$ . So,  $(T_B - T_A)/T_A = (2 - \epsilon)/(2s + \epsilon + 2)$ , which  $\to 1/(s+1)$  as  $\epsilon \to 0$ .

- 3.  $t_p = \max\{t_w, t_p, t_r\} \land t_w < t_p$ Now,  $T_B = t_w + T_p + t_r = T_A$ .
- 4.  $t_r = \max\{t_w, t_p, t_r\} \land t_w < t_r \land t_p < t_r \land t_w \ge t_p$ For this case,  $T_B = 2t_w + T_r$  and  $T_A = t_w + t_p + T_r$ . Hence,

$$\frac{T_B - T_A}{T_A} = \frac{t_w - t_p}{t_w + t_p + st_r} < \frac{t_w}{t_w + st_r} \le \frac{1}{s+1}$$

We note that this case is symmetric to case 2 above and the tightness of the bound may be established using a similar instance.

5.  $t_r = \max\{t_w, t_p, t_r\} \land t_w < t_r \land t_p < t_r \land t_w < t_p$ Now,  $T_B = t_w + t_p + T_r = T_A$ .

## 7 Experimental Results

#### 7.1 GPU-to-GPU

For all versions of our GPU-to-GPU CUDA code, we set maxL = 17, T = 64, and  $S_{block} = 14592$ . Consequently,  $S_{thread} = S_{block}/T = 228$  and  $tWord = S_{thread}/4 = 57$ . Note that since tWord is odd, we will not have shared-memory bank conflicts (Theorem 1). We note that since our code is written using a 1-dimensional grid of blocks and since a grid dimension is required to be < 65536 [7], our GPU-to-GPU code can handle at most 65535 blocks. With the chosen block size, n must be less than 912MB. For larger n, we can rewrite the code using a two-dimensional indexing scheme for blocks.

For our experiments, we used a pattern dictionary from [18] that has 33 patterns. The target search strings were extracted from a disk image and we used n = 10 MB, 100 MB, and 904 MB.

#### 7.1.1 Aho-Corasick Algorithm

We evaluated the performance of the following versions of our GPU-to-GPU AC algorithm:

- ACO This is Algorithm basic (Figure 7) with the DFA stored in device memory.
- AC1 This differs from AC0 only in that the DFA is stored in texture memory.
- AC2 The AC1 code is enhanced so that each thread reads 16 characters at a time from device memory rather than 1. This reading is done using a variable of type unint4. The read data is stored in shared memory. The processing of the read data is done by reading it one character at a time from shared memory and writing the resulting state to device memory directly.
- **AC3** The AC2 code is further enhanced so that threads cooperatively read data from device memory to shared memory as in Figure 8. time. The read data is processed as in AC2.
- **AC4** This is the AC3 code with deficiency D2 eliminated using a register array to save the input and cooperative writes as described in Section 5.2.2.

We experimented with a variant of AC3 in which data was read from shared memory as uints, the encoded 4 characters in a uint were extracted using shifts and masks, and DFA transitions done on these 4 characters. This variant took about 1% to 2% more time than AC3 and is not reported on further. Also, we considered variants of AC4 in which tWord = 48 and 56 and these, respectively, took approximately 14.78% and 7.8% more time that AC4. We do not report on these variants further either.

Table 1 gives the run time for each of our AC versions. As can be seen, the run time decreases noticeably with each enhancement made to the code. Table 2 gives the speedup attained by each version relative to AC0 and Figure 16 is a plot of this speedup. Simply relocating the DFA from device memory to texture memory as is done in AC1 results in a speedup of almost 2. Performing all of the enhancements yields a speedup of almost 8 when n = 10MB and almost 9 when n = 904MB.

Table 1: Run time for AC versions

Optimization Step	10MB	100MB	904MB
AC0	$22.92 \mathrm{ms}$	227.12 ms	2158.31ms
AC1	$11.85 \mathrm{ms}$	$118.14 \mathrm{ms}$	$1106.75 \mathrm{ms}$
AC2	$8.19 \mathrm{ms}$	$80.34 \mathrm{ms}$	747.73 ms
AC3	$5.57 \mathrm{ms}$	$53.33 \mathrm{ms}$	434.03 ms
AC4	$2.88 \mathrm{ms}$	$26.48 \mathrm{ms}$	$248.71 \mathrm{ms}$




Figure 16: Graphical representation of speedup relative to AC0

#### 7.1.2 Multipattern Boyer Moore Algorithm

For the multipattern Boyer Moore method, we considered only the versions mBM0 and mBM1 that correspond, respectively, to AC0 and AC1. In both mBM0 and mBM1, the bad character function and the *shift1* and *shift2* functions were stored in shared memory. Table 3 gives the run times for mBM0 and mBM1. Once again, relocating the reverse trie from device memory to texture memory resulted in a speedup of almost 2. Note that mBM1 takes between 7% and 10% more time than is taken by AC1. Since the multipattern Boyer-Moore algorithm has a somewhat more complex memory access pattern than used by AC, it is unlikely that the remaining code enhancements will be as effective as they were in the case of AC. So, we do not expect versions mBM2 through mBM4 to outperform their AC counterparts. Therefore, we did not consider further refinements to mBM1.

Table 2: Speedup of AC1, AC2, AC3, and AC4 relative to AC0

Optimization Step	10MB	100MB	904MB
AC0	1	1	1
AC1	1.93	1.92	1.95
AC2	2.80	2.83	2.89
AC3	4.11	4.26	4.97
AC4	7.71	8.58	8.68

Table 3: Run time for mBM versions

Optimization Step	10MB	100MB	904MB
mBM0	$25.40 \mathrm{ms}$	251.86 ms	2342.69ms
mBM1	$13.07 \mathrm{ms}$	$127.26 \mathrm{ms}$	1184.22 ms

Table 4: Run time for multithreaded AC on quad-core host

number of threads	10MB	speedup	100MB	speedup	500MB	speedup	904MB	speedup
1	$24.48 \mathrm{ms}$	1	243.47 ms	1	1237.64 ms	1	2369.85 ms	1
2	$13.52 \mathrm{ms}$	1.81	$125.52 \mathrm{ms}$	1.94	$617.44 \mathrm{ms}$	2.00	$1206.21 \mathrm{ms}$	1.96
4	$11.28 \mathrm{ms}$	2.17	$68.74 \mathrm{ms}$	3.54	319.23 ms	3.88	604.54 ms	3.92
8	$9.18 \mathrm{ms}$	2.67	$67.77 \mathrm{ms}$	3.59	$367.32 \mathrm{ms}$	3.37	$677.16 \mathrm{ms}$	3.50
16	$10.64 \mathrm{ms}$	2.30	$68.07 \mathrm{ms}$	3.58	$356.48 \mathrm{ms}$	3.47	$620.99 \mathrm{ms}$	3.82

#### 7.1.3 Comparison with Multicore Computing on Host

For benchmarking purposes, we programmed also a multithreaded version of the AC algorithm and ran it on the quad-core Xeon host that our GPU is attached to. The multithreaded version replicated the AC DFA so that each thread had its own copy to work with. For  $n=10\mathrm{MB}$  and 100MB we obtained best performance using 8 threads while for  $n=500\mathrm{MB}$  and 904MB best performance was obtained using 4 threads. The 8-threads code delivered a speedup of 2.67 and 3.59, respectively, for  $n=10\mathrm{MB}$  and 100MB relative to the single-threaded code. For  $n=500\mathrm{MB}$  and 904MB, the speedup achieved by the 4-thread code was, respectively, 3.88 and 3.92, which is very close to the maximum speedup of 4 that a quad-core can deliver.

AC4 offers speedups of 8.5, 9.2, and 9.5 relative to the single-thread CPU code for n = 10MB, 100MB, and 904MB, respectively. The speedups relative to the best multithreaded quad-core codes were, respectively, 3.2, 2.6, and 2.4, respectively.

#### 7.2 Host-to-Host

We used AC3 with the parameters stated in Section 7.1 to process each segment of data on the GPU. The target string to be searched was partitioned into equal size segments. As a result, the time to write a segment to device memory was (approximately) the same for all segments as was the time to process each segment in the GPU and to read the results back to host memory. So, the assumptions made in the analysis of Section 6.2 applies. From Theorem 3, we know that host-to-host strategy A will give optimal performance (independent of the relative values of  $t_w$ ,  $t_p$ , and  $t_r$ ) though at the expense of requiring as much device memory as needed to store the entire input and the entire output. However, strategy B, while more efficient on memory when the number of segments is more than 2, does not guarantee minimum run time. The values of  $t_w$ ,  $t_p$ , and  $t_r$  for a segment of size 10MB were determined to be 1.87ms, 2.73ms, and 3.63 ms, respectively. So,  $t_w < t_p < t_r$  and this relative order will not change as we increase the segment size. When the number of segments is more than 2, we are in case 1b of strategy A. So,  $T_A = T_w + T_r$ . For strategy B,  $T_B = T_w + T_r + t_p - t_w$ , and strategy B is suboptimal. Strategy B is expected to take  $t_p - t_w = 0.86$ ms more time than taken by strategy A when the segment size is 10MB. Since  $t_w$ ,  $t_r$ , and  $t_w$  scale roughly linearly with segment size, strategy B will be slower by about 8.6ms when the segment size is 100MB and by 77.7ms when the segment size is 904MB. Unless the value of nis sufficiently large to make strategy A infeasible because of insufficient device memory, we should use strategy A. We experimented with strategy A and Table 5 gives the time taken when  $n=500 \mathrm{MB}$  and 904MB using a different number of segments. This figure also gives the speedup obtained by host-to-host strategy A relative to doing the multipattern search on the quad-core host using 4 threads (note that 4 threads give the fastest quad-core performance for the chosen values of n). Although the GPU delivers no speedup relative to our quad-core host, the speedup could be quite substantial when the GPU is a slave of a much slower host. In fact, when operating as a slave of a single-core host running at the same clock-rate as our Xeon host, the CPU times would be about the same as for our single-threaded version and the GPU host-to-host code would deliver a speedup of 3.1 when  $n=904 \mathrm{MB}$  and 500MB and the number of segments is 1.

### 8 Conclusion

We focus on multistring pattern matching using a GPU. AC and mBM adaptations for the host-to-host and GPU-to-GPU cases were considered. For the host-to-host case we suggest two strategies to communicate data between the host and GPU and showed that while strategy A was optimal with respect to run time (under suitable assumptions), strategy B required lees device memory (when the number of segments is more than 2). Experiments show that the GPU-to-GPU adaptation of AC achieves speedups between 8.5 and 9.5 relative to a single-thread CPU code and speedups between 2.4 and 3.2 relative to a multithreaded code that uses all cores of our quad-core host. For the host-to-host case, the GPU adaptation achieves a speedup of 3.1 relative to a single-thread code running on the host. However, for this case, a multithreaded code running on the quad core is faster. Of course, performance relative to the host is quite dependent on the speed of the host and using a slower or faster host with fewer or more cores will change the relative performance values.

### References

- [1] A. Aho and M. Corasick, Efficient string matching: An aid to bibliographic search, CACM, 18, 6, 1975, 333-340.
- [2] R. Baeza-Yates, Improved string searching, Software-Practice and Experience, 19, 1989, 257-271.
- [3] R. Baeza-Yates and G. Gonnet, A new approach to text searching, CACM, 35, 10, 1992, 74-82.
- [4] B. Commentz-Walter, A String Matching Algorithm Fast on the Average, Book chapter, Lecture Notes in Computer Science, 1979
- [5] R. Boyer and J. Moore, A fast string searching algorithm, CACM, 20, 10, 1977, 262-272.

Table 5: Run time for strategy A host-to-host code

segments	segment size	GPU	quadcore	speedup	
100	9.04MB	816.80ms	604.54 ms	0.74	
10	90.4MB	785.55 ms	$604.54 \mathrm{ms}$	0.77	
2	452MB	$788.63 \mathrm{ms}$	$604.54 \mathrm{ms}$	0.77	
1	904MB	$770.13 \mathrm{ms}$	$604.54 \mathrm{ms}$	0.78	
50	10MB	412.55 ms	$319.23 \mathrm{ms}$	0.82	
10	50MB	387.78 ms	$319.23 \mathrm{ms}$	0.82	
5	100MB	$385.17 \mathrm{ms}$	319.23 ms	0.83	
1	500MB	$396.42 \mathrm{ms}$	$319.23 \mathrm{ms}$	0.81	

- [6] S. Che, M. Boyer, J. Meng et al, A performance study of general-purpose applications on graphics processors using CUDA, *Journal of Parallel and Distributed Computing*, 2008
- [7] NVIDIA CUDA manual reference, http://developer.nvidia.com/object/gpucomputing.html
- [8] M. Fisk and G. Varghese, Applying Fast String Matching to Intrusion Detection, Los Alamos National Lab NM, 2002
- [9] Z. Galil, On improving the worst case running time of Boyer-Moore string matching algorithm, 5th Colloquia on Automata, Languages and Programming, EATCS, 1978.
- [10] N. Horspool, Practical fast searching in strings, Software-Practice and Experience, 10, 1980.
- [11] N. Huang, H. Hung, S.Lai et al, A GPU-based Multiple-pattern Matching Algorithm for Network Intrusion Detection Systems, The 22nd International Conference on Advanced Information Networking and Applications, 2008
- [12] N. Jacob, C.Brodley, Offloading IDS Computation to the GPU, The 22nd Annual Computer Security Applications Conference, 2006
- [13] D.E.Knuth, J.H. Morris, Jr, and V.R.Pratt, Fast pattern matching in strings, SIAM J. Computing 6, 323-350, 1977.
- [14] L. Marziale, G. Richard III, V. Roussev, Massive Threading: Using GPUs to increase the performance of digit forensics tools, *Science Direct*, 2007
- [15] A. Pal and N. Memon, The evolution of file carving, IEEE Signal Processing Magazine, 2009, 59-72.
- [16] G. Richard III, V. Roussev, Scalpel: A Frugal, High Performance FIle Carver, Digital Forensics Research Workshop, 2005
- [17] Sahni, S., Scheduling master-slave multiprocessor systems, *IEEE Trans. on Computers*, 45, 10, 1195-1199, 1996.
- [18] http://www.digitalforensicssolutions.com/Scalpel/
- [19] D. Scarpazza, O. Villa, F. Petrini, Peak-Performance DFA-based String Matching on the Cell Processor, Third IEEE/ACM Intl. Workshop on System Management Techniques, Processes, and Services, within IEEE/ACM Intl. Parallel and Distributed Processing Symposium 2007
- [20] D. Scarpazza, O.Villa, F.Petrini, Accelerating Real-Time String Searching with Multicore Processors, *IEEE Computer Society*, 2008.
- [21] R. Smith, N. Goyal, J. Ormont et al. Evaluating GPUs for Network Packet Signature Matching, International Symposium on Performance Analysis of Systems and Software, 2009.
- [22] http://www.snort.org/dl.
- [23] NVIDA tesla architecture, http://www.lostcircuits.com/graphics.
- [24] Y. Won and S. Sahni, A balanced bin sort for hypercube multicomputers, *Jr. of Supercomputing*, 2, 1988, 435-448.
- [25] Y. Won and S. Sahni, Hypercube-to-host sorting, Jr. of Supercomputing, 3, 1989, 41-61.

- [26] Y. Won and S. Sahni, Host-to-hypercube sorting, Computer Systems: Science and Engineering, 4, 3, 1989, 161-168.
- [27] S. Wu and U. Manber, Agrep—a fast algorithm for multi-pattern searching, Technical Report, Department of Computer Science, University of Arizona, 1994.
- [28] X. Zha, D. Scarpazza, and S. Sahni, Highly compressed multi-pattern string matching on the Cell Broadband Engine, University of Florida, 2009.
- [29] X. Zha and S. Sahni, Fast in-place file carving for digital forensics, e-Forensics, LNICST, Springer, 2010.